1
1

fuck me if leo is hallucinating :3

This commit is contained in:
mooleshacat 2026-06-17 03:47:37 -04:00
parent 3ad9b58fbf
commit cf7f16b5cc
Signed by: mooleshacat
GPG Key ID: 6F42FE1A481818C2

View File

@ -94,104 +94,70 @@
ethphy12: ethernet-phy@12 { reg = <12>; }; /* LAN3 / combo */ ethphy12: ethernet-phy@12 { reg = <12>; }; /* LAN3 / combo */
}; };
/* qca8337: switch@10 {
* QCA8337: standalone DSA switch. compatible = "qca,qca8337";
* Connected via RGMII fixed-link DIRECTLY to gmac1 (eth1). #address-cells = <1>;
* This is NOT cascaded through the ESS — it is a sibling switch #size-cells = <0>;
* on a completely independent MAC. MDIO address 0x10 on the reg = <0x10>;
* shared MDIO bus for management access only.
*/
qca8337: switch@10 {
compatible = "qca,qca8337";
#address-cells = <1>;
#size-cells = <0>;
reg = <0x10>;
dsa,member = <1 0>; dsa,member = <1 0>;
ports { mdio {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
extport0: port@0 { qca8337_phy0: ethernet-phy@0 { reg = <0>; };
reg = <0>; qca8337_phy1: ethernet-phy@1 { reg = <1>; };
label = "cpu"; qca8337_phy2: ethernet-phy@2 { reg = <2>; };
phy-mode = "rgmii"; qca8337_phy3: ethernet-phy@3 { reg = <3>; };
ethernet = <&swport5>; qca8337_phy4: ethernet-phy@4 { reg = <4>; };
fixed-link { };
speed = <1000>;
full-duplex;
};
};
port@1 { ports {
reg = <1>; #address-cells = <1>;
label = "lan3"; #size-cells = <0>;
phy-mode = "gmii"; /* WAS: "internal" — that triggers PHY lookup → NULL → crash */
fixed-link {
speed = <1000>;
full-duplex;
};
};
port@2 { port@0 {
reg = <2>; reg = <0>;
label = "lan4"; label = "cpu";
phy-mode = "gmii"; /* WAS: "internal" */ phy-mode = "rgmii";
fixed-link { ethernet = <&swport5>;
speed = <1000>; fixed-link {
full-duplex; speed = <1000>;
}; full-duplex;
}; };
};
port@3 { port@1 {
reg = <3>; reg = <1>;
label = "lan5"; label = "lan4";
phy-mode = "gmii"; /* WAS: "internal" */ phy-handle = <&qca8337_phy0>;
fixed-link { };
speed = <1000>;
full-duplex;
};
};
port@4 { port@2 {
reg = <4>; reg = <2>;
label = "lan6"; label = "lan5";
phy-mode = "gmii"; /* WAS: "internal" */ phy-handle = <&qca8337_phy1>;
fixed-link { };
speed = <1000>;
full-duplex;
};
};
port@5 { port@3 {
reg = <5>; reg = <3>;
label = "lan7"; label = "lan6";
phy-mode = "gmii"; /* WAS: "internal" */ phy-handle = <&qca8337_phy2>;
fixed-link { };
speed = <1000>;
full-duplex;
};
};
port@6 { port@4 {
reg = <6>; reg = <4>;
label = "lan8"; label = "lan7";
phy-mode = "gmii"; /* WAS: "sgmii" — this is a copper port */ phy-handle = <&qca8337_phy3>;
fixed-link { };
speed = <1000>;
full-duplex;
};
};
};
/* port@5 {
* QCA8337 internal MDIO bus. reg = <5>;
* PHY addresses 0-4 are LOCAL to the switch — do not confuse label = "lan8";
* with the top-level MDIO bus where QCA8075 lives at 8-12. phy-handle = <&qca8337_phy4>;
*/ };
};
};
}; };
&switch { &switch {
@ -251,7 +217,6 @@
label = "dsa"; label = "dsa";
phy-mode = "rgmii"; phy-mode = "rgmii";
status = "okay"; status = "okay";
/delete-property/ phy-handle;
fixed-link { fixed-link {
speed = <1000>; speed = <1000>;