c5f9a5e61c
This is an automatically generated commit which aids following Kernel patch history, as git will see the move and copy as a rename thus defeating the purpose. For the original discussion see: https://lists.openwrt.org/pipermail/openwrt-devel/2023-October/041673.html Link: https://github.com/openwrt/openwrt/pull/22896 Signed-off-by: Linus Walleij <linusw@kernel.org>
42 lines
1.8 KiB
Diff
42 lines
1.8 KiB
Diff
From eff2700d2ec99aac06fff0ad35cbc594bd3e04a8 Mon Sep 17 00:00:00 2001
|
|
From: Linus Walleij <linus.walleij@linaro.org>
|
|
Date: Mon, 10 Feb 2025 10:31:16 +0100
|
|
Subject: [PATCH 1/2] ARM: dts: ixp4xx: Fix up PCI on WG302
|
|
|
|
Looking at the board file for WG302 v2 was not a good idea
|
|
because the GPIO IRQ for slot 2 differs, and v1 uses GPIO
|
|
10 instead of GPIO 9. Fix it up.
|
|
|
|
Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
|
|
Link: https://lore.kernel.org/20250210-ixp4xx-dts-v1-2-6b752d745e04@linaro.org
|
|
---
|
|
.../dts/intel/ixp/intel-ixp42x-netgear-wg302v1.dts | 10 +++++-----
|
|
1 file changed, 5 insertions(+), 5 deletions(-)
|
|
|
|
--- a/arch/arm/boot/dts/intel/ixp/intel-ixp42x-netgear-wg302v1.dts
|
|
+++ b/arch/arm/boot/dts/intel/ixp/intel-ixp42x-netgear-wg302v1.dts
|
|
@@ -57,7 +57,7 @@
|
|
status = "okay";
|
|
|
|
/*
|
|
- * Taken from WG302 v2 PCI boardfile (wg302v2-pci.c)
|
|
+ * Taken from WG302 v1 PCI boardfile (wg302v1-pci.c)
|
|
* We have slots (IDSEL) 1 and 2 with one assigned IRQ
|
|
* each handling all IRQs.
|
|
*/
|
|
@@ -70,10 +70,10 @@
|
|
<0x0800 0 0 3 &gpio0 8 IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 1 is irq 8 */
|
|
<0x0800 0 0 4 &gpio0 8 IRQ_TYPE_LEVEL_LOW>, /* INT D on slot 1 is irq 8 */
|
|
/* IDSEL 2 */
|
|
- <0x1000 0 0 1 &gpio0 9 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 2 is irq 9 */
|
|
- <0x1000 0 0 2 &gpio0 9 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 2 is irq 9 */
|
|
- <0x1000 0 0 3 &gpio0 9 IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 2 is irq 9 */
|
|
- <0x1000 0 0 4 &gpio0 9 IRQ_TYPE_LEVEL_LOW>; /* INT D on slot 2 is irq 9 */
|
|
+ <0x1000 0 0 1 &gpio0 10 IRQ_TYPE_LEVEL_LOW>, /* INT A on slot 2 is irq 10 */
|
|
+ <0x1000 0 0 2 &gpio0 10 IRQ_TYPE_LEVEL_LOW>, /* INT B on slot 2 is irq 10 */
|
|
+ <0x1000 0 0 3 &gpio0 10 IRQ_TYPE_LEVEL_LOW>, /* INT C on slot 2 is irq 10 */
|
|
+ <0x1000 0 0 4 &gpio0 10 IRQ_TYPE_LEVEL_LOW>; /* INT D on slot 2 is irq 10 */
|
|
};
|
|
|
|
ethernet@c8009000 {
|