df660e89c4
Lets make the PCS one actually apply and refresh the rest. Signed-off-by: Robert Marko <robert.marko@sartura.hr>
38 lines
1.2 KiB
Diff
38 lines
1.2 KiB
Diff
From 26533a030121e69bede9757b86c30edf9f851b8c Mon Sep 17 00:00:00 2001
|
|
From: George Moussalem <george.moussalem@outlook.com>
|
|
Date: Wed, 4 Feb 2026 15:25:12 +0400
|
|
Subject: [PATCH] arm64: dts: qcom: ipq9574: add pwm node
|
|
|
|
Describe the PWM block on IPQ9574.
|
|
|
|
Although PWM is in the TCSR area, make pwm its own node as simple-mfd
|
|
has been removed from the bindings and as such hardware components
|
|
should have its own node.
|
|
|
|
Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@oss.qualcomm.com>
|
|
Signed-off-by: George Moussalem <george.moussalem@outlook.com>
|
|
Reviewed-by: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
|
|
---
|
|
arch/arm64/boot/dts/qcom/ipq9574.dtsi | 10 ++++++++++
|
|
1 file changed, 10 insertions(+)
|
|
|
|
--- a/arch/arm64/boot/dts/qcom/ipq9574.dtsi
|
|
+++ b/arch/arm64/boot/dts/qcom/ipq9574.dtsi
|
|
@@ -469,6 +469,16 @@
|
|
reg = <0x01937000 0x21000>;
|
|
};
|
|
|
|
+ pwm: pwm@1941010 {
|
|
+ compatible = "qcom,ipq9574-pwm", "qcom,ipq6018-pwm";
|
|
+ reg = <0x01941010 0x20>;
|
|
+ clocks = <&gcc GCC_ADSS_PWM_CLK>;
|
|
+ assigned-clocks = <&gcc GCC_ADSS_PWM_CLK>;
|
|
+ assigned-clock-rates = <100000000>;
|
|
+ #pwm-cells = <3>;
|
|
+ status = "disabled";
|
|
+ };
|
|
+
|
|
sdhc_1: mmc@7804000 {
|
|
compatible = "qcom,ipq9574-sdhci", "qcom,sdhci-msm-v5";
|
|
reg = <0x07804000 0x1000>,
|