The nRESET pins of the RTL8224 PHY on the MCX3 are wired to GPIO6 of the SoC, but this was never described in the devicetree. Commit |
||
|---|---|---|
| .. | ||
| imagebuilder | ||
| linux | ||
| llvm-bpf | ||
| sdk | ||
| toolchain | ||
| Config.in | ||
| Makefile | ||
The nRESET pins of the RTL8224 PHY on the MCX3 are wired to GPIO6 of the SoC, but this was never described in the devicetree. Commit |
||
|---|---|---|
| .. | ||
| imagebuilder | ||
| linux | ||
| llvm-bpf | ||
| sdk | ||
| toolchain | ||
| Config.in | ||
| Makefile | ||