43562f97e7
A SerDes can host multiple PCS links: QSGMII binds four ports to one SerDes, USXGMII variants up to eight. Today pcs-handle references the SerDes as a whole, with no way to express which link inside the SerDes a port wants. The driver gets away with this because it carries its own port->link bookkeeping and the link slot is implicit in DSA's port iteration order -- functional, but the wiring information lives nowhere in DT. The upcoming fwnode_pcs migration moves PCS lookup to the generic fwnode provider API, which disambiguates multiple instances per fwnode via phandle cells. To make that landable as small, code-only commits, the DT needs to carry the link index ahead of time. Bump #pcs-cells from 0 to 1 on every SerDes node in the four SoC DTSIs and append the link cell to every pcs-handle reference across boards and the SWITCH_PORT_* macros. Cell values match the existing wiring: 0 for single-link SerDes (10GBase-R, SGMII, fiber, single-link USXGMII), 0..3 per SerDes for QSGMII and USXGMII-QX, 0..7 for the RTL9311 octal USXGMII layout. No code reads the new cell yet -- of_parse_phandle_with_args() in the PCS driver already cooperates with cells = 0 or 1, and the DSA glue uses of_parse_phandle() which ignores cells entirely. The change is runtime-neutral on its own; it exists so the follow-up code patches can be a few lines each instead of dragging a bridge counter into the driver to invent slot numbers DT could have provided directly. Link: https://github.com/openwrt/openwrt/pull/23539 Signed-off-by: Jonas Jelonek <jelonek.jonas@gmail.com>
160 lines
3.0 KiB
Plaintext
160 lines
3.0 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
|
|
|
|
#include "rtl838x.dtsi"
|
|
#include "rtl83xx_hpe_1920.dtsi"
|
|
|
|
/ {
|
|
i2c0: i2c-gpio-0 {
|
|
compatible = "i2c-gpio";
|
|
sda-gpios = <&gpio1 23 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
scl-gpios = <&gpio1 24 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
i2c-gpio,delay-us = <2>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
sfp0: sfp-0 {
|
|
compatible = "sff,sfp";
|
|
i2c-bus = <&i2c0>;
|
|
los-gpio = <&gpio1 26 GPIO_ACTIVE_HIGH>;
|
|
mod-def0-gpio = <&gpio1 25 GPIO_ACTIVE_LOW>;
|
|
// tx-fault and tx-disable unconnected
|
|
};
|
|
|
|
i2c1: i2c-gpio-1 {
|
|
compatible = "i2c-gpio";
|
|
sda-gpios = <&gpio1 13 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
scl-gpios = <&gpio1 14 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
|
|
i2c-gpio,delay-us = <2>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
};
|
|
|
|
sfp1: sfp-1 {
|
|
compatible = "sff,sfp";
|
|
i2c-bus = <&i2c1>;
|
|
los-gpio = <&gpio1 22 GPIO_ACTIVE_HIGH>;
|
|
mod-def0-gpio = <&gpio1 21 GPIO_ACTIVE_LOW>;
|
|
// tx-fault and tx-disable unconnected
|
|
};
|
|
};
|
|
|
|
&mdio_aux {
|
|
status = "okay";
|
|
|
|
gpio1: expander@0 {
|
|
compatible = "realtek,rtl8231";
|
|
reg = <0>;
|
|
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
gpio-ranges = <&gpio1 0 0 37>;
|
|
|
|
led-controller {
|
|
compatible = "realtek,rtl8231-leds";
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|
|
|
|
&mdio_bus0 {
|
|
PHY_C22(8, 8)
|
|
PHY_C22(9, 9)
|
|
PHY_C22(10, 10)
|
|
PHY_C22(11, 11)
|
|
PHY_C22(12, 12)
|
|
PHY_C22(13, 13)
|
|
PHY_C22(14, 14)
|
|
PHY_C22(15, 15)
|
|
};
|
|
|
|
&switch0 {
|
|
ethernet-ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
SWITCH_PORT(8, 1, internal)
|
|
SWITCH_PORT(9, 2, internal)
|
|
SWITCH_PORT(10, 3, internal)
|
|
SWITCH_PORT(11, 4, internal)
|
|
SWITCH_PORT(12, 5, internal)
|
|
SWITCH_PORT(13, 6, internal)
|
|
SWITCH_PORT(14, 7, internal)
|
|
SWITCH_PORT(15, 8, internal)
|
|
|
|
port@24 {
|
|
reg = <24>;
|
|
label = "lan9";
|
|
pcs-handle = <&serdes4 0>;
|
|
phy-mode = "1000base-x";
|
|
managed = "in-band-status";
|
|
sfp = <&sfp0>;
|
|
|
|
nvmem-cells = <&macaddr_factory 10>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
port@26 {
|
|
reg = <26>;
|
|
label = "lan10";
|
|
pcs-handle = <&serdes5 0>;
|
|
phy-mode = "1000base-x";
|
|
managed = "in-band-status";
|
|
sfp = <&sfp1>;
|
|
|
|
nvmem-cells = <&macaddr_factory 11>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
port@28 {
|
|
ethernet = <ðernet0>;
|
|
reg = <28>;
|
|
phy-mode = "internal";
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&port8 {
|
|
nvmem-cells = <&macaddr_factory 2>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&port9 {
|
|
nvmem-cells = <&macaddr_factory 3>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&port10 {
|
|
nvmem-cells = <&macaddr_factory 4>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&port11 {
|
|
nvmem-cells = <&macaddr_factory 5>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&port12 {
|
|
nvmem-cells = <&macaddr_factory 6>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&port13 {
|
|
nvmem-cells = <&macaddr_factory 7>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&port14 {
|
|
nvmem-cells = <&macaddr_factory 8>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|
|
|
|
&port15 {
|
|
nvmem-cells = <&macaddr_factory 9>;
|
|
nvmem-cell-names = "mac-address";
|
|
};
|