43562f97e7
A SerDes can host multiple PCS links: QSGMII binds four ports to one SerDes, USXGMII variants up to eight. Today pcs-handle references the SerDes as a whole, with no way to express which link inside the SerDes a port wants. The driver gets away with this because it carries its own port->link bookkeeping and the link slot is implicit in DSA's port iteration order -- functional, but the wiring information lives nowhere in DT. The upcoming fwnode_pcs migration moves PCS lookup to the generic fwnode provider API, which disambiguates multiple instances per fwnode via phandle cells. To make that landable as small, code-only commits, the DT needs to carry the link index ahead of time. Bump #pcs-cells from 0 to 1 on every SerDes node in the four SoC DTSIs and append the link cell to every pcs-handle reference across boards and the SWITCH_PORT_* macros. Cell values match the existing wiring: 0 for single-link SerDes (10GBase-R, SGMII, fiber, single-link USXGMII), 0..3 per SerDes for QSGMII and USXGMII-QX, 0..7 for the RTL9311 octal USXGMII layout. No code reads the new cell yet -- of_parse_phandle_with_args() in the PCS driver already cooperates with cells = 0 or 1, and the DSA glue uses of_parse_phandle() which ignores cells entirely. The change is runtime-neutral on its own; it exists so the follow-up code patches can be a few lines each instead of dragging a bridge counter into the driver to invent slot numbers DT could have provided directly. Link: https://github.com/openwrt/openwrt/pull/23539 Signed-off-by: Jonas Jelonek <jelonek.jonas@gmail.com>
66 lines
1.2 KiB
Plaintext
66 lines
1.2 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
|
|
#include "rtl8380_netgear_gigabit.dtsi"
|
|
#include <dt-bindings/leds/common.h>
|
|
|
|
/ {
|
|
compatible = "netgear,gs110tup-v1", "realtek,rtl838x-soc";
|
|
model = "Netgear GS110TUP v1";
|
|
|
|
aliases {
|
|
led-boot = &led_status_green;
|
|
led-failsafe = &led_status_red;
|
|
led-running = &led_status_green;
|
|
led-upgrade = &led_status_blue;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
led_status_red: led-0 {
|
|
color = <LED_COLOR_ID_RED>;
|
|
function = LED_FUNCTION_STATUS;
|
|
gpios = <&gpio1 31 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led_status_green: led-1 {
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
function = LED_FUNCTION_STATUS;
|
|
gpios = <&gpio1 32 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
led_status_blue: led-2 {
|
|
color = <LED_COLOR_ID_BLUE>;
|
|
function = LED_FUNCTION_STATUS;
|
|
gpios = <&gpio1 34 GPIO_ACTIVE_LOW>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&firmware {
|
|
openwrt,ih-magic = <0x4e474720>;
|
|
};
|
|
|
|
&uart1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&mdio_bus0 {
|
|
PHY_C22(16, 16)
|
|
};
|
|
|
|
&switch0 {
|
|
ethernet-ports {
|
|
SWITCH_PORT_SDS(16, 9, 2, 0, qsgmii)
|
|
|
|
port@24 {
|
|
reg = <24>;
|
|
label = "lan10";
|
|
pcs-handle = <&serdes4 0>;
|
|
phy-mode = "1000base-x";
|
|
managed = "in-band-status";
|
|
/* i2c and gpios not yet identified */
|
|
};
|
|
};
|
|
};
|