43562f97e7
A SerDes can host multiple PCS links: QSGMII binds four ports to one SerDes, USXGMII variants up to eight. Today pcs-handle references the SerDes as a whole, with no way to express which link inside the SerDes a port wants. The driver gets away with this because it carries its own port->link bookkeeping and the link slot is implicit in DSA's port iteration order -- functional, but the wiring information lives nowhere in DT. The upcoming fwnode_pcs migration moves PCS lookup to the generic fwnode provider API, which disambiguates multiple instances per fwnode via phandle cells. To make that landable as small, code-only commits, the DT needs to carry the link index ahead of time. Bump #pcs-cells from 0 to 1 on every SerDes node in the four SoC DTSIs and append the link cell to every pcs-handle reference across boards and the SWITCH_PORT_* macros. Cell values match the existing wiring: 0 for single-link SerDes (10GBase-R, SGMII, fiber, single-link USXGMII), 0..3 per SerDes for QSGMII and USXGMII-QX, 0..7 for the RTL9311 octal USXGMII layout. No code reads the new cell yet -- of_parse_phandle_with_args() in the PCS driver already cooperates with cells = 0 or 1, and the DSA glue uses of_parse_phandle() which ignores cells entirely. The change is runtime-neutral on its own; it exists so the follow-up code patches can be a few lines each instead of dragging a bridge counter into the driver to invent slot numbers DT could have provided directly. Link: https://github.com/openwrt/openwrt/pull/23539 Signed-off-by: Jonas Jelonek <jelonek.jonas@gmail.com>
282 lines
6.0 KiB
Plaintext
282 lines
6.0 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0-or-later
|
|
/dts-v1/;
|
|
|
|
#include "rtl930x.dtsi"
|
|
|
|
#include <dt-bindings/input/input.h>
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/leds/common.h>
|
|
#include <dt-bindings/thermal/thermal.h>
|
|
|
|
/ {
|
|
aliases {
|
|
led-boot = &led_pwr_sys;
|
|
led-failsafe = &led_pwr_sys;
|
|
led-running = &led_pwr_sys;
|
|
led-upgrade = &led_pwr_sys;
|
|
};
|
|
|
|
keys {
|
|
compatible = "gpio-keys";
|
|
|
|
mode {
|
|
label = "reset";
|
|
gpios = <&gpio0 22 GPIO_ACTIVE_LOW>;
|
|
linux,code = <KEY_RESTART>;
|
|
};
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinmux_disable_sys_led>;
|
|
|
|
led_pwr_sys: led-0 {
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
function = LED_FUNCTION_POWER;
|
|
gpios = <&gpio0 0 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
sfp0: sfp-p12 {
|
|
compatible = "sff,sfp";
|
|
i2c-bus = <&i2c0>;
|
|
los-gpio = <&gpio0 17 GPIO_ACTIVE_HIGH>;
|
|
tx-fault-gpio = <&gpio0 20 GPIO_ACTIVE_HIGH>;
|
|
mod-def0-gpio = <&gpio0 16 GPIO_ACTIVE_LOW>;
|
|
tx-disable-gpio = <&gpio0 15 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
|
|
led_set: led_set {
|
|
compatible = "realtek,rtl9300-leds";
|
|
active-low;
|
|
|
|
/* [Lime] [Amber] */
|
|
led_set0 = <(RTL93XX_LED_SET_1G | RTL93XX_LED_SET_LINK | RTL93XX_LED_SET_ACT)
|
|
(RTL93XX_LED_SET_100M | RTL93XX_LED_SET_10M | RTL93XX_LED_SET_LINK |
|
|
RTL93XX_LED_SET_ACT)>;
|
|
|
|
/* [Blue?] [Lime] [Amber] [Green?] */
|
|
led_set1 = <(RTL93XX_LED_SET_10G | RTL93XX_LED_SET_5G | RTL93XX_LED_SET_2P5G |
|
|
RTL93XX_LED_SET_LINK | RTL93XX_LED_SET_ACT)
|
|
(RTL93XX_LED_SET_2P5G | RTL93XX_LED_SET_1G | RTL93XX_LED_SET_LINK |
|
|
RTL93XX_LED_SET_ACT)
|
|
(RTL93XX_LED_SET_5G | RTL93XX_LED_SET_100M | RTL93XX_LED_SET_LINK |
|
|
RTL93XX_LED_SET_ACT)
|
|
(RTL93XX_LED_SET_10G | RTL93XX_LED_SET_5G | RTL93XX_LED_SET_2P5G |
|
|
RTL93XX_LED_SET_LINK | RTL93XX_LED_SET_ACT)>;
|
|
|
|
/* [Lime] [Blue] */
|
|
led_set2 = <(RTL93XX_LED_SET_1G | RTL93XX_LED_SET_LINK | RTL93XX_LED_SET_ACT)
|
|
(RTL93XX_LED_SET_10G | RTL93XX_LED_SET_LINK | RTL93XX_LED_SET_ACT)>;
|
|
};
|
|
|
|
thermal-zones {
|
|
phy24-thermal {
|
|
/* Poll every 10 seconds */
|
|
polling-delay-passive = <10000>;
|
|
polling-delay = <10000>;
|
|
thermal-sensors = <&phy24>;
|
|
|
|
trips {
|
|
phy24_trip0: phy24-trip0 {
|
|
/* At 80 degrees turn on fan */
|
|
temperature = <80000>;
|
|
hysteresis = <1000>;
|
|
type = "active";
|
|
};
|
|
|
|
phy24_trip1: phy24-trip1 {
|
|
/* At 108 degrees phys exceed spec */
|
|
temperature = <108000>;
|
|
hysteresis = <5000>;
|
|
type = "critical";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
map {
|
|
trip = <&phy24_trip0>;
|
|
cooling-device = <&chassis_fan THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
};
|
|
};
|
|
};
|
|
|
|
phy25-thermal {
|
|
/* Poll every 10 seconds */
|
|
polling-delay-passive = <10000>;
|
|
polling-delay = <10000>;
|
|
thermal-sensors = <&phy25>;
|
|
|
|
trips {
|
|
phy25_trip0: phy25-trip0 {
|
|
/* At 80 degrees turn on fan */
|
|
temperature = <80000>;
|
|
hysteresis = <1000>;
|
|
type = "active";
|
|
};
|
|
|
|
phy25_trip1: phy25-trip1 {
|
|
/* At 108 degrees phys exceed spec */
|
|
temperature = <108000>;
|
|
hysteresis = <5000>;
|
|
type = "critical";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
map {
|
|
trip = <&phy25_trip0>;
|
|
cooling-device = <&chassis_fan THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
};
|
|
};
|
|
};
|
|
|
|
phy26-thermal {
|
|
/* Poll every 10 seconds */
|
|
polling-delay-passive = <10000>;
|
|
polling-delay = <10000>;
|
|
thermal-sensors = <&phy26>;
|
|
|
|
trips {
|
|
phy26_trip0: phy26-trip0 {
|
|
/* At 80 degrees turn on fan */
|
|
temperature = <80000>;
|
|
hysteresis = <1000>;
|
|
type = "active";
|
|
};
|
|
|
|
phy26_trip1: phy26-trip1 {
|
|
/* At 108 degrees phys exceed spec */
|
|
temperature = <108000>;
|
|
hysteresis = <5000>;
|
|
type = "critical";
|
|
};
|
|
};
|
|
|
|
cooling-maps {
|
|
map {
|
|
trip = <&phy26_trip0>;
|
|
cooling-device = <&chassis_fan THERMAL_NO_LIMIT THERMAL_NO_LIMIT>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
/* YEN SUN TECHNOLOGY FD122510LL-N fan */
|
|
chassis_fan: gpio-fan {
|
|
compatible = "gpio-fan";
|
|
gpios = <&gpio0 11 GPIO_ACTIVE_HIGH>;
|
|
gpio-fan,speed-map = <0 0
|
|
7000 1>;
|
|
#cooling-cells = <2>;
|
|
};
|
|
};
|
|
|
|
&i2c_mst1 {
|
|
status = "okay";
|
|
|
|
/* i2c of the SFP+ cage; port 12 */
|
|
i2c0: i2c@1 {
|
|
reg = <1>;
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <10000000>;
|
|
|
|
partitions {
|
|
compatible = "fixed-partitions";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
partition@0 {
|
|
label = "u-boot";
|
|
reg = <0x0 0xe0000>;
|
|
read-only;
|
|
};
|
|
partition@e0000 {
|
|
label = "u-boot-env";
|
|
reg = <0xe0000 0x10000>;
|
|
};
|
|
partition@f0000 {
|
|
label = "u-boot-env2";
|
|
reg = <0xf0000 0x10000>;
|
|
read-only;
|
|
};
|
|
partition@100000 {
|
|
label = "jffs";
|
|
reg = <0x100000 0x100000>;
|
|
};
|
|
partition@200000 {
|
|
label = "jffs2";
|
|
reg = <0x200000 0x100000>;
|
|
};
|
|
partition@b300000 {
|
|
label = "firmware";
|
|
reg = <0x300000 0xce0000>;
|
|
compatible = "openwrt,uimage", "denx,uimage";
|
|
openwrt,ih-magic = <0x93001250>;
|
|
};
|
|
partition@fe0000 {
|
|
label = "log";
|
|
reg = <0xfe0000 0x20000>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&mdio_bus0 {
|
|
/*
|
|
* External RTL8218D or RTL8218E PHY
|
|
*
|
|
* reset-gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
|
|
* disabled because we do not know how to bring up again
|
|
*/
|
|
PHY_C22(0, 0)
|
|
PHY_C22(1, 1)
|
|
PHY_C22(2, 2)
|
|
PHY_C22(3, 3)
|
|
PHY_C22(4, 4)
|
|
PHY_C22(5, 5)
|
|
PHY_C22(6, 6)
|
|
PHY_C22(7, 7)
|
|
};
|
|
|
|
&switch0 {
|
|
ethernet-ports {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
SWITCH_PORT_LED(0, 1, 2, 0, 0, usxgmii)
|
|
SWITCH_PORT_LED(1, 2, 2, 1, 0, usxgmii)
|
|
SWITCH_PORT_LED(2, 3, 2, 2, 0, usxgmii)
|
|
SWITCH_PORT_LED(3, 4, 2, 3, 0, usxgmii)
|
|
SWITCH_PORT_LED(4, 5, 2, 4, 0, usxgmii)
|
|
SWITCH_PORT_LED(5, 6, 2, 5, 0, usxgmii)
|
|
SWITCH_PORT_LED(6, 7, 2, 6, 0, usxgmii)
|
|
SWITCH_PORT_LED(7, 8, 2, 7, 0, usxgmii)
|
|
|
|
SWITCH_PORT_LED(24, 9, 6, 0, 1, usxgmii)
|
|
SWITCH_PORT_LED(25, 10, 7, 0, 1, usxgmii)
|
|
SWITCH_PORT_LED(26, 11, 8, 0, 1, usxgmii)
|
|
|
|
SWITCH_PORT_SFP(27, 12, 9, 2, 0)
|
|
|
|
port@28 {
|
|
ethernet = <ðernet0>;
|
|
reg = <28>;
|
|
phy-mode = "internal";
|
|
fixed-link {
|
|
speed = <1000>;
|
|
full-duplex;
|
|
};
|
|
};
|
|
};
|
|
};
|